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I. Project Objectives
Goal: To create working photonic waveguides on
a-Si in the RIT SMFL
● Characterize a double-patterned i-line lithography process
and associated stepper job for sub-300nm waveguide
spacings
● Develop a silicon etch process optimized for sidewall angle
and smoothness
● Demonstrate working waveguides and ring resonators

II. Motivation
● Due to power issues, the fundamental limits of voltage
and frequency in electrical interconnects are nearing
● Intricate electrical interconnects are not scalable because
the maximum bandwidth is
limited by the available area
● Optical interconnects are the
best solution because they
operate with ultra-high
bandwidth (>100THz) and are
very low power
Fig. 1: Densely integrated
metal interconnects.
● Thus, integrated photonics—
the intersection of microelectronics and photonics—is
necessary to continue advancing technologically

III. Background contd.
Ring Resonator Theory

● A ring resonator is like a switch; it is often used in
conjunction with waveguides to manipulate transmission
losses through coupling
● If the spacing increases past its allowable maximum, there
will be no coupling so transmission will be high
● Resonance occurs when the wavelength is an integer
multiple of the ring’s circumference:
m(λ/n)=2πR

IV. Proposed Work
The intended waveguides can be achieved through the
growth, deposition and etching of oxide and amorphous
silicon
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● Waveguides use total internal reflection to guide photons
● Total internal reflection occurs when a wave hits an
interface at an angle larger than the critical angle of the
interface

● The critical angle of the Si-SiO2 interface is:
asin(nOx/nSi)=asin(1.5/3.5)=θC=24.93°
● Therefore, bends of <1.5µm can be achieved, resulting in
very compact devices
● Silicon is transparent in the infrared; this confines the light

● The etch recipe for the STS ASE Deep Silicon Etcher was
developed by Patricia Meller and Ankur Lamoria
● The etch rate was calculated to be 300nm/min
200 nm

200 nm

Fig. 5: The same waveguide after
etch. “A” is the waveguide preash, and “B” is post-ash.

Fig. 6: A successful taper etch.
The horizontal line represents
the end of the waveguide
material.

TEOS Cladding Deposition

1 μm

● 2μm of TEOS was deposited in Chamber A of the AME
P5000 using two iterations of the 1M_TEOS_LS recipe

Fig. 7: A waveguide after TEOS deposition.

Si Substrate

Fig. 3: Side-view (not to scale).

Fig. 4: Top-view (not to scale).

SEM Images

V. Results
Oxide Growth

● 2μm of oxide was grown on RCA-cleaned silicon substrates
using Dr. Fuller’s 410 Recipe in the Bruce Furnace [1]
● The average thickness of the grown oxide was 2.18μm

a-Si Deposition

● 250nm of a-Si was deposited at Corning, Inc.
● These thicknesses were very difficult to verify

Double Exposure Lithography

Fig. 2 Example of total internal
reflectance.
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III. Background
Waveguide Theory

V. Results contd.

● The a-Si was patterned with the RIT_Preble2014 mask on
the ASML 5500 with diluted nLOF 20-20, a negative resist
provided by Orthogonal, Inc.
● The lithography required a double pass:
○ First for the waveguide,
○ Then for the ring resonator at spacings ranging from
200-1000nm
● This is required to feature the sub-300nm waveguide-toring spacings necessary for successful coupling
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Fig. 8: SEM of waveguide taken by
Sean O’Brien.

Fig. 9: Close-up of Fig. 7’s
waveguide-to-ring spacing.

VI. Conclusions
All of the primary objectives were met and working devices
(that is, tested waveguides showed coupling) were
demonstrated. Though more work is required to further
optimize the process and increase the waveguide yields, this
project has successfully established a baseline for future a-Si
waveguide processing in the RIT SMFL.
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